ESP Journal of Engineering & Technology Advancements |
© 2022 by ESP JETA |
Volume 2 Issue 2 |
Year of Publication : 2022 |
Authors : Suresh Kannan P, Rangarajan J, Selvi C |
: 10.56472/25832646/ESP-V2I2P105 |
Suresh Kannan P, Rangarajan J, Selvi C, 2022. "Cube Stripping Function and Logic Restoration Based Hardware Security" ESP Journal of Engineering & Technology Advancements 2(2): 22-27.
Guaranteeing security without compromising the exhibition and adaptability of a gadget is basically an exceptionally difficult endeavor for Researchers and Practitioners Approximate circuits (AxCs) tradeoff computational exactness against upgrades in equipment place, put off, or power consumption. IP center transporters who need to make such circuits need to persuade clients regarding the subsequent guess superior grade. As an answer, underwrite PUF based absolutely confirmation conveying AxCs. the vender makes a surmised IP center by and large with an authentication that demonstrates the estimation fine. The proof endorsement is packaged with the surmised IP center and shipped off to the client. We utilize the PUF reaction to free the element of the chip. The benefactor can authoritatively confirm the guess good of the IP center at a section of the standard computational expense for formal confirmation.
[1] P. Yellu, M. R. Monjur, T. Kammerer, D. Xu and Q. Yu, "Security Threats and Countermeasures for Approximate Arithmetic Computing," 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), Beijing, China, 2020, pp. 259-264, doi: 10.1109/ASP-DAC47756.2020.9045385.
[2] T. Song, Y. Xue and D. Wang, "An Algorithm of Large-Scale Approximate Multiple String Matching for Network Security," 2006 First International Conference on Communications and Networking in China, Beijing, 2006, pp. 1-5, doi: 10.1109/CHINACOM.2006.344838.
[3] M. Gao, Q. Wang, M. T. Arafin, Y. Lyu and G. Qu, "Approximate computing for low power and security in the Internet of Things," in Computer, vol. 50, no. 6, pp. 27-34, 2017, doi: 10.1109/MC.2017.176.
[4] P. Yellu, Z. Zhang, M. M. R. Monjur, R. Abeysinghe and Q. Yu, "Emerging Applications of 3D Integration and Approximate Computing in High-Performance Computing Systems: Unique Security Vulnerabilities," 2019 IEEE High Performance Extreme Computing Conference (HPEC), Waltham, MA, USA, 2019, pp. 1-7, doi: 10.1109/HPEC.2019.8916503.
[5] H. Martin, L. Entrena, S. Dupuis and G. Di Natale, "A Novel Use of Approximate Circuits to Thwart Hardware Trojan Insertion and Provide Obfuscation," 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS), Platja d'Aro, 2018, pp. 41-42, doi: 10.1109/IOLTS.2018.8474077.
[6] W. Liu, C. Gu, M. O'Neill, G. Qu, P. Montuschi and F. Lombardi, "Security in Approximate Computing and Approximate Computing for Security: Challenges and Opportunities," in Proceedings of the IEEE, doi: 10.1109/JPROC.2020.3030121.
[7] M. Ye, X. Feng and S. Wei, "Runtime Hardware Security Verification Using Approximate Computing: A Case Study on Video Motion Detection," 2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), Xi'an, China, 2019, pp. 1-6, doi: 10.1109/AsianHOST47458.2019.9006675.
[8] Gupta and K. Suneja, "Hardware Design of Approximate Matrix Multiplier based on FPGA in Verilog," 2020 4th International Conference on Intelligent Computing and Control Systems (ICICCS), Madurai, India, 2020, pp. 496-498, doi: 10.1109/ICICCS48265.2020.9121004.
[9] G. S. Rodrigues, J. Fonseca, F. Benevenuti, F. Kastensmidt and A. Bosio, "Exploiting Approximate Computing for Low-Cost Fault Tolerant Architectures," 2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI), Sao Paulo, Brazil, 2019, pp. 1-6.
[10] C. Li, D. Sengupta, F. S. Snigdha, W. Xu, J. Hu and S. S. Sapatnekar, "Special session: a quantifiable approach to approximate computing," 2017 International Conference on Compilers, Architectures and Synthesis For Embedded Systems (CASES), Seoul, 2017, pp. 1-2, doi: 10.1145/3125501.3125511.
[11] S. Hashemi and S. Reda, "Generalized Matrix Factorization Techniques for Approximate Logic Synthesis," 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 2019, pp. 1289-1292, doi: 10.23919/DATE.2019.8715274.
[12] S. Lee, L. K. John, and A. Gerstlauer, “High-level synthesis of approximate hardware under joint precision and voltage scaling,” in Proc. Design, Autom. Test Eur. Conf. Exhibiting (DATE), Mar. 2017, pp. 187–192.
[13] Jiang, H., Liu, L., & Han, J. (2017). An efficient hardware design for cerebellar models using approximate circuits. Proceedings of the Twelfth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis Companion - CODES ’17. doi:10.1145/3125502.3125537
[14] H. Saadat and S. Parameswaran, "Special session: hardware approximate computing: how, why, when and where?," 2017 International Conference on Compilers, Architectures and Synthesis For Embedded Systems (CASES), Seoul, 2017, pp. 1-2, doi: 10.1145/3125501.3125518.
Cube Stripping Function, Logic.