ISSN : 2583-2646

Qca Design of Approximate Adder

ESP Journal of Engineering & Technology Advancements
© 2022 by ESP JETA
Volume 2  Issue 3
Year of Publication : 2022
Authors : Bala Murugan P, Kaliammal N, Selvi C
: 10.56472/25832646/ESP-V2I3P102

Citation:

Bala Murugan P, Kaliammal N, Selvi C, 2022. "Qca Design of Approximate Adder" ESP Journal of Engineering & Technology Advancements  2(3): 5-8.

Abstract:

Quantum-dot design is diagnosed as one of the rapidly developing nanotechnologies and an exchange to MOSFET design on the nanoscale. The QUANTUM DOT DESIGN generation is accomplished of constructing nanoscale digital circuits with a higher switching speed. Adders are generally determined in the grave route of masses of constructing blocks of microprocessors and DSP chips. Adders are required no longer barely for addition despite the fact that too for subtraction, multiplication, and division. This paper proposes the radical and efficient designs of approximated adder within the QUANTUM DOT DESIGN. The introduced adder has been in comparison to few latest designs in terms of place, velocity and complexity. comparison consequences illustrate widespread developments inside the developed designs over the traditional method.

References:

[1] Sabetzadeh, F., Moaiyeri, M. H., & Ahmadinejad, M. (2019). A Majority-Based Imprecise Multiplier for Ultra-Efficient Approximate Image Multiplication. IEEE Transactions on Circuits and Systems I: Regular Papers, 1–9.
[2] Perri, S., Corsonello, P., & Cocorullo, G. (2014). Area-Delay Efficient Binary Adders in QUANTUM DOT DESIGN . IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(5), 1174–1179.
[3] Abedi, D., Jaberipur, G., & Sangsefidi, M. (2015). Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover. IEEE Transactions on Nanotechnology, 14(3), 497–504.
[4] Chu, Z., Li, Z., Xia, Y., Wang, L., & Liu, W. (2021). BCD Adder Designs Based on Three-Input XOR and Majority Gates. IEEE Transactions on Circuits and Systems II: Express Briefs, 68(6), 1942–1946.
[5] Pudi, V., & Sridharan, K. (2011). Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(9), 1535–1548.
[6] Abedi, D., & Jaberipur, G. (2018). Decimal Full Adders Specially Designed for Quantum-Dot Cellular Automata. IEEE Transactions on Circuits and Systems II: Express Briefs, 65(1), 106–110.
[7] Mahalat, M. H., Goswami, M., Mondal, S., Mondal, A., & Sen, B. (2017). Design of fault tolerant nano circuits in QUANTUM DOT DESIGN using explicit cell interaction. 2017 IEEE Calcutta Conference (CALCON).
[8] Das, B., Mahmood, M., Rabeya, M., & Bardhan, R. (2019). An Effective Design of 2: 1 Multiplexer and 1: 2 Demultiplexer using 3-dot QUANTUM DOT DESIGN Architecture. 2019 International Conference on Robotics,Electrical and Signal Processing Techniques (ICREST).
[9] Iqbal, J., Khanday, F. A., & Shah, N. A. (2013). Design of Quantum-dot Cellular Automata (QUANTUM DOT DESIGN ) based modular 2n−1−2nMUX-DEMUX. IMPACT-2013.
[10] Aravinth, B., & Marcilin, L. J. A. (2016). Implementation of coplanar approximate adders in QUANTUM DOT DESIGN . 2016 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET).
[11] Zhang, T., Liu, W., McLarnon, E., O’Neill, M., & Lombardi, F. (2018). Design of Majority Logic (ML) Based Approximate Full Adders. 2018 IEEE International Symposium on Circuits and Systems (ISCAS).
[12] Bahar, A. N., & Wahid, K. A. (2020). Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1–10.

Keywords:

Design , Adder.