Citation:

Muthukumaran Vaithianathan, Mahesh Patil, Shunyee Frank Ng, Shiv Udkar, 2024. "Verification of Low-Power Semiconductor Designs Using UVM", ESP Journal of Engineering & Technology Advancements  4(3): 28-44.

Abstract:

The semiconductor industry has experienced one of the most progressive growths in recent years especially in innovations in low-power design techniques. The UVM stands for Universal Verification Methodology and has become very useful in the verification of SoC designs to ensure their functionalities are as required in the performance of semiconductor designs. Therefore, this paper presents how UVM can be used to verify low-power semiconductor designs in order to demonstrate its effectiveness in tackling the verification issues. The effectiveness of the UVM approach in VLSI verification, cut down in time-to-market and augmentation of the dependability of the design is illustrated by various case studies and experimental results. An understanding of the methodologies, tools, and techniques used in this study is in place; this should prove as a helpful guide towards the engineers as well as the researchers in the semiconductor industry.

References:

[1] Dynamic Voltage And Frequency Scaling (DVFS), Semiengineering. https://semiengineering.com/knowledge_centers/low-power/techniques/dynamic-voltage-and-frequency-scaling/

[2] Updated UVM Cookbook Supports IEEE 1800.2 Standard and Emulation, Semiengineering. https://semiengineering.com/updated-uvm-cookbook-supports-ieee-1800-2-standard-and-emulation/

[3] Clock Gating, semiengineering. https://semiengineering.com/knowledge_centers/low-power/techniques/clock-gating-2/

[4] Power-Aware Test, semiengineering. https://semiengineering.com/knowledge_centers/test/power-aware-test-2/

[5] Mohan Dass, Manikandan Sriram, “Design and Verification of a Dual Port RAM Using UVM Methodology” (2018). Thesis. Rochester Institute of Technology. Accessed from https://repository.rit.edu/theses/9792

[6] C. Liang, G. Zhong, S. Huang and B. Xia, “UVM-AMS based sub-system verification of wireless power receiver SoC,” 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Guilin, China, 2014, pp. 1-3, doi: 10.1109/ICSICT.2014.7021458.

[7] N. Georgoulopoulos, I. Giannou and A. Hatzopoulos, “UVM-Based Verification of a Mixed-Signal Design Using SystemVerilog,” 2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), Platjad’Aro, Spain, 2018, pp. 97-102, doi: 10.1109/PATMOS.2018.8464148.

[8] ProgynaKhondkar, Low-Power Design and Power-Aware Verification, Springer Cham, pp. 1-155, 2017.https://doi.org/10.1007/978-3-319-66619-8

[9] C. Magesh Kumar, M. Sindhwani and T. Srikanthan, “Profile-based technique for Dynamic Power Management in embedded systems,” 2008 International Conference on Electronic Design, Penang, Malaysia, 2008, pp. 1-6, doi: 10.1109/ICED.2008.4786669.

[10] Julian, Anitha , Mary, Gerardine Immaculate , Selvi, S. , Rele, Mayur & Vaithianathan, Muthukumaran (2024) Blockchain based solutions for privacy-preserving authentication and authorization in networks, Journal of Discrete Mathematical Sciences and Cryptography, 27:2-B, 797–808, DOI: 10.47974/JDMSC-1956

[11] "Digital Signal Processing for Noise Suppression in Voice Signals", IJCSPUB - INTERNATIONAL JOURNAL OF CURRENT SCIENCE (www.IJCSPUB.org), ISSN: 2250-1770, Vol.14, Issue 2, page no.72-80, April-2024, Available: https://rjpn.org/IJCSPUB/papers/IJCSP24B1010.pdf

[12] Muthukumaran Vaithianathan, "Real-Time Object Detection and Recognition in FPGA-Based Autonomous Driving Systems," International Journal of Computer Trends and Technology, vol. 72, no. 4, pp. 145-152, 2024. Crossref, https://doi.org/10.14445/22312803/IJCTT-V72I4P119

[13] Muthukumaran Vaithianathan, Mahesh Patil, Shunyee Frank Ng, Shiv Udkar, 2024. "Energy-Efficient FPGA Design for Wearable and Implantable Devices" ESP International Journal of Advancements in Science & Technology (ESP-IJAST) Volume 2, Issue 2: 37-51.

[14] Muthukumaran Vaithianathan, Mahesh Patil, Shunyee Frank Ng, Shiv Udkar, 2023. "Comparative Study of FPGA and GPU for High-Performance Computing and AI" ESP International Journal of Advancements in Computational Technology (ESP-IJACT) Volume 1, Issue 1: 37-46.

[15] Muthukumaran Vaithianathan, Mahesh Patil, Shunyee Frank Ng, Shiv Udkar, 2024. "Low-Power FPGA Design Techniques for Next-Generation Mobile Devices" ESP International Journal of Advancements in Computational Technology (ESP-IJACT) Volume 2, Issue 2: 82-93.

[16] Dhamotharan Seenivasan, Muthukumaran Vaithianathan, 2023. "Real-Time Adaptation: Change Data Capture in Modern Computer Architecture" ESP International Journal of Advancements in Computational Technology (ESP-IJACT) Volume 1, Issue 2: 49-61.

[17] Muthukumaran Vaithianathan, Mahesh Patil, Shunyee Frank Ng, Shiv Udkar, 2024. "Integrating AI and Machine Learning with UVM in Semiconductor Design" ESP International Journal of Advancements in Computational Technology (ESP-IJACT) Volume 2, Issue 3: 37-51.

[18] Dodiya, K., Radadia, S. K., & Parikh, D. (2024). "DIFFERENTIAL PRIVACY TECHNIQUES IN MACHINE LEARNING FOR ENHANCED PRIVACY PRESERVATION", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.11, Issue 2, page no.b148-b153, February-2024, Available: http://www.jetir.org/papers/JETIR2402116.pdf

Keywords:

Low-Power Design, Semiconductor, Universal Verification Methodology (UVM), Verification, Power Gating, Clock Gating.